# Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO 

## General Description

The MAX17094 includes a high-performance step-up regulator, a 250 mA low-dropout (LDO) linear regulator, a high-speed operational amplifier, a digitally adjustable VCOM calibration device with nonvolatile memory and ${ }^{12} \mathrm{C}$ interface, and seven integrated high-voltage level shifters. The device is optimized for thin-film transistor (TFT) liquid-crystal display (LCD) applications.
The step-up DC-DC converter is a current-mode regulator that provides the regulated supply voltage for panel source driver ICs. The current-mode architecture provides fast-transient responses to pulsed loads typical of source driver loads. The high switching frequency, which is programmable to any frequency between 450 kHz to 1.2 MHz with a single resistor, allows the use of ultra-small inductors and ceramic capacitors. The step-up regulator's soft-start time is controlled by an internal 10ms digital timer that requires no external components; or if desired, the soft-start time can be adjusted by adding a single external capacitor.
The low-voltage LDO linear regulator can provide at least 250 mA . The output voltage is accurate within $\pm 2 \%$.
The high-voltage, level-shifting scan driver is designed to work with panels that incorporate row drivers on the panel glass. Its seven outputs swing from +30 V to -10 V and can swiftly drive capacitive loads.
The high-performance op amp is designed to drive the LCD backplane and features 20MHz bandwidth, 45V/us slew rate, and 150 mA output currents.

The programmable VCOM calibrator is externally attached to the VCOM amplifier's resistive voltagedivider and sinks a programmable current to adjust the VCOM voltage level. An internal 7-bit digital-to-analog converter (DAC) controls the sink current. The DAC is ratiometric relative to AVDD and is guaranteed monotonic over all operating conditions. The calibrator includes a nonvolatile memory device (IVR) to store the desired VCOM voltage level. The 2 -wire $1^{2} \mathrm{C}$ interface simplifies production equipment.
The MAX17094 is available in a 48 -pin, $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ TQFN package with a maximum thickness of 0.8 mm for thin LCD panels.

Applications
Notebook Computer Displays

Features<br>- 1.8 V to 5.5 V IN Supply Voltage Range<br>- 450 kHz to 1.2 MHz Adjustable Frequency CurrentMode Step-Up Regulator Fast-Transient Response Integrated 14V, 2.5A, 150m $\Omega$ MOSFET High Efficiency (> 85\%)<br>- Low-Dropout Linear Regulator<br>High-Accuracy Output Voltage (2.0\%) Internal Digital Soft-Start<br>- High-Performance Operational Amplifier 200mA Output Short-Circuit Current 45V/us Slew Rate 20MHz, -3dB Bandwidth Rail-to-Rail Inputs and Outputs<br>- High-Voltage Drivers +30 V to -10V Outputs<br>- $I^{2}$ C Programmable VCOM Calibrator 7-Bit Adjustable Current-Sink Output Nonvolatile IVR Memory<br>- Thermal-Overload Protection

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :---: |
| MAX17094ETM + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 TQFN-EP ${ }^{\star}$ |

+Denotes a lead(Pb)-free/RoHS-compliant package. *EP = Exposed pad.

Pin Configuration


# Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO 

## ABSOLUTE MAXIMUM RATINGS

IN, LIN, LOUT, EN, VL, A2-A8,
SCL, SDA, ADDRO, ADDR1
-0.3 V to +7.5 V
COMP, FB, SENSE, SS to AGND -0.3 V to (VVL +0.3 V )
FBL to AGND............................................-0.3V to (VLIN + 0.3V)
FREQ, SET to GND .....................................-0.3V to (VVL + 0.3V)
LX to PGND
-0.3 V to +16 V
AVDD to BGND
-0.3 V to +16 V
POS, NEG, OUT, VCOM to BGND ......-0.3V to (VAVDD to +0.3 V )
POS to NEG ...............................................................-6V to +6V
GND, PGND, BGND to AGND................................ 0.3 V to +0.3 V
GON1, GON2 to GND ...........................................-0.3V to +35 V
GOFF to GND .......................................................-14V to + 0.3V
Y2-Y6, YDCHG to GND ..........(VGOFF - 0.3V) to (VGON1 + 0.3V)

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LIN}}=\mathrm{V}_{\mathrm{EN}}=+3.3 \mathrm{~V}\right.$, circuit of Figure 2, V MAIN $=8 \mathrm{~V}, \mathrm{~V}_{\mathrm{GON} 1}=\mathrm{V}_{\mathrm{GON}} 2=21 \mathrm{~V}, \mathrm{~V}_{\mathrm{GOFF}}=-6.5 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $\mathbf{+ 8 5} \mathbf{5}^{\circ} \mathbf{C}$. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GENERAL |  |  |  |  |  |
| IN Input-Voltage Range |  | 1.8 |  | 5.5 | V |
| IN Shutdown Current | $\mathrm{EN}=0$ |  | 30 | 100 | $\mu \mathrm{A}$ |
| IN Quiescent | $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=1.5 \mathrm{~V}$, not switching, $\mathrm{V}_{\mathrm{L}}>2.3 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| IN Undervoltage Lockout | VIN rising, typical hysteresis 200 mV |  | 1.30 | 1.75 | V |
| Thermal Shutdown | Rising edge, typical hysteresis $15^{\circ} \mathrm{C}$ |  | 160 |  | ${ }^{\circ} \mathrm{C}$ |
| BOOTSTRAP LINEAR REGULATOR (VL) |  |  |  |  |  |
| VL Output Voltage |  | 3.8 | 4.0 | 4.2 | V |
| VL Maximum Output Current | $\mathrm{VL}=3.7 \mathrm{~V}$ | 10 |  |  | mA |
| LINEAR REGULATOR |  |  |  |  |  |
| LIN Input-Voltage Range | VLOUT < V LIN | 1.8 |  | 5.5 | V |
| LIN Quiescent Current | No load |  |  | 2 | mA |
| Dropout Voltage | ILOUT $=250 \mathrm{~mA}$, VLIN - VLOUT |  |  | 0.3 | V |
| FBL Regulation Voltage | ILOUT $=100 \mathrm{~mA}$ | 605 | 618 | 631 | mV |
| FBL Input Bias Current | $\mathrm{V}_{\text {FBL }}=0.618 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -50 |  | +50 | nA |
| LOUT Maximum Output Current | $\mathrm{V}_{\text {FBL }}=0.5 \mathrm{~V}$ | 250 |  |  | mA |
| LOUT Load Regulation | VLIN $=5 \mathrm{~V}, 5 \mathrm{~mA}$ < IOUT < 250mA, not in dropout |  |  | 1 | \% |
| Soft-Start Period | 7-bit voltage ramp |  | 3 |  | ms |

## Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{I N}=V_{\text {LIN }}=V_{E N}=+3.3 \mathrm{~V}\right.$, circuit of Figure 2, $\mathrm{V}_{\mathrm{MAIN}}=8 \mathrm{~V}, \mathrm{~V}_{\mathrm{GON} 1}=\mathrm{V}_{\mathrm{GON}}=21 \mathrm{~V}, \mathrm{~V}_{\mathrm{GOFF}}=-6.5 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5} 5^{\circ} \mathbf{C}$. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STEP-UP DC-DC CONVERTER |  |  |  |  |  |  |
| Switching Frequency | $f(\mathrm{MHz})=0.015 \times \operatorname{RFREQ}(\mathrm{k} \Omega)$ | RFREQ $=80 \mathrm{k} \Omega$ | 1000 | 1200 | 1500 | kHz |
|  |  | RFREQ $=30 \mathrm{k} \Omega$ | 382 | 450 | 518 |  |
|  |  | RFREQ = unconnected | 570 | 600 | 690 |  |
| Oscillator Maximum Duty Cycle |  |  | 88 | 92 | 96 | \% |
| FB Regulation Voltage |  |  | 1.216 | 1.235 | 1.254 | V |
| FB Load Regulation | $0<1 \mathrm{MAIN}<200 \mathrm{~mA}$, transient only |  | -1 |  |  | \% |
| FB Line Regulation | $\mathrm{V}_{\text {IN }}=1.8 \mathrm{~V}$ to 5.5 V |  | -0.15 | -0.08 | +0.15 | \%N |
| FB Input Bias Current | $\mathrm{V}_{\mathrm{FB}}=1.3 \mathrm{~V}$ |  | 25 | 75 | 150 | nA |
| FB Transconductance | $\Delta \mathrm{l}=5 \mu \mathrm{~A}$ at COMP |  | 75 | 160 | 280 | $\mu \mathrm{S}$ |
| FB Voltage Gain | FB to COMP |  |  | 2400 |  | VN |
| LX On-Resistance | ILX $=200 \mathrm{~mA}$ |  |  | 150 | 250 | $\mathrm{m} \Omega$ |
| LX Leakage Current | VLX $=16 \mathrm{~V}$ |  |  | 10 | 20 | $\mu \mathrm{A}$ |
| LX Current Limit | Duty cycle $=65 \%$ |  | 2 | 2.5 | 3 | A |
| Current-Sense Transresistance |  |  | 0.15 | 0.3 | 0.45 | V/A |
| Soft-Start Period |  |  | 10 |  |  | ms |
| SS Output Current |  |  | 3.5 | 5 | 6.5 | $\mu \mathrm{A}$ |
| HIGH-VOLTAGE DRIVER BLOCK |  |  |  |  |  |  |
| GON1, GON2 Input Voltage |  |  | 12 |  | 30 | V |
| GOFF Input Voltage |  |  | -10 |  | -4 | V |
| GOFF Supply Current | A2-A8 = AGND, no load |  |  | 120 | 250 | $\mu \mathrm{A}$ |
| GON1, GON2 Supply Current | A2-A8 = AGND, no load |  |  | 265 | 430 | $\mu \mathrm{A}$ |
| Output-Voltage Low (Y2-Y8, YDCHG) | IOUT $=10 \mathrm{~mA}$ |  |  | $\begin{aligned} & \text { VGOFF } \\ & +0.3 \end{aligned}$ | $\begin{gathered} \text { VGOFF } \\ +1 \end{gathered}$ | V |
| Output-Voltage High (Y2-Y8, YDCHG) | I OUT $=10 \mathrm{~mA}$ |  | $\begin{gathered} \mathrm{VGON}_{\mathrm{G}} \\ -1 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{GON}} \\ -0.3 \end{gathered}$ |  | V |
| Rise Time (Y2-Y8) | $\begin{aligned} & \text { CLOAD }=100 \mathrm{pF}, \mathrm{~V}_{\mathrm{GON}} 1=\mathrm{VGON2}=30 \mathrm{~V}, \mathrm{~V}_{\mathrm{GOFF}}=-10 \mathrm{~V} \\ & (\text { Note 1) } \end{aligned}$ |  |  | 16 | 32 | ns |
| Fall Time (Y2-Y8) | $\begin{aligned} & \mathrm{CLOAD}=100 \mathrm{pF}, \mathrm{~V}_{\mathrm{GON} 1}=\mathrm{V}_{\mathrm{GON}} 2=30 \mathrm{~V}, \mathrm{~V}_{\mathrm{GOFF}}=-10 \mathrm{~V} \\ & (\text { Note 1) } \end{aligned}$ |  |  | 16 | 32 | ns |
| Propagation Delay High-to-Low Transition (Y2-Y8) | $\begin{aligned} & \text { CLOAD }=100 \mathrm{pF} \\ & (\text { Note 1) } \end{aligned}$ |  |  | 80 | 125 | ns |
| Propagation Delay Low-to-High Transition (Y2-Y8) | $\begin{aligned} & \text { CLOAD = 100pF } \\ & \text { (Note 1) } \end{aligned}$ |  |  | 80 | 125 | ns |
| Operating Frequency | CLOAD $=100 \mathrm{pF}$ |  |  |  | 50 | kHz |

## Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO

## MAX17094

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LIN}}=\mathrm{V}_{\mathrm{EN}}=+3.3 \mathrm{~V}\right.$, circuit of Figure 2, $\mathrm{V}_{\mathrm{MAIN}}=8 \mathrm{~V}, \mathrm{~V}_{\mathrm{GON}}=\mathrm{V}_{\mathrm{GON}}=21 \mathrm{~V}, \mathrm{~V}_{\mathrm{GOFF}}=-6.5 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OPERATIONAL AMPLIFIER |  |  |  |  |  |
| AVDD Supply Voltage Range |  | 6 |  | 14 | V |
| AVDD Overvoltage Threshold | Rising edge, 400 mV hysteresis | 14.1 | 15 | 15.9 | V |
| AVDD Input Supply Current | $\mathrm{FB}=1.1 \mathrm{~V}$, buffer configuration, $\mathrm{V}_{\mathrm{POS}}=\mathrm{V}_{\text {AVDD }} / 2$, no load |  | 5 | 10 | mA |
| Input Offset Voltage | $\mathrm{V}_{\text {NEG, }}, \mathrm{V}_{\text {POS }}=\mathrm{V}_{\text {AVDD }} / 2, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -12 |  | +12 | mV |
| Input Bias Current | $\mathrm{V}_{\text {NEG }}, \mathrm{V}_{\text {POS }}=\mathrm{V}_{\text {AVDD }} / 2, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -50 |  | +50 | nA |
| Input Common-Mode Voltage Range |  | 0 |  | $V_{\text {AVDD }}$ | V |
| Input Common-Mode Rejection Ratio |  |  | 80 |  | dB |
| Output-Voltage Swing High | IOUT $=50 \mathrm{~mA}$ | $\begin{array}{\|c} \mathrm{V}_{\text {AVDD }}- \\ 300 \end{array}$ |  |  | mV |
| Output-Voltage Swing Low | IOUT $=-50 \mathrm{~mA}$ |  |  | 300 | mV |
| Large-Signal Voltage Gain | Vout $=1 \mathrm{~V}$ to $\mathrm{V}_{\text {AVDD }}-1 \mathrm{~V}$ |  | 80 |  | dB |
| Slew Rate |  |  | 45 |  | V/us |
| -3dB Bandwidth |  |  | 20 |  | MHz |
| Short-Circuit Current | Short to VAVDD - 3V sourcing | 200 |  |  | mA |
|  | Short to 3V sinking | 200 |  |  |  |
| CONTROL INPUTS |  |  |  |  |  |
| Logic-Input Voltage Low (A2-A8, EN) | $1.8 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<5.5 \mathrm{~V}$ |  |  | 0.8 | V |
| Logic-Input Voltage High (A2-A8, EN) | $1.8 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<5.5 \mathrm{~V}$ | 1.6 |  |  | V |
| Logic-Input Bias Current (A2-A8) | $0<A X<V_{\text {IN }}, T_{A}=+25^{\circ} \mathrm{C}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| Logic-Input Bias Current (EN) | $0<\mathrm{V}_{\text {EN }}<\mathrm{V}_{\text {IN }}, \mathrm{T}_{\text {A }}=+25^{\circ} \mathrm{C}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| INPUT-VOLTAGE DETECTOR |  |  |  |  |  |
| SENSE Voltage Range |  |  |  | VVL | V |
| SENSE Bias Current | $0<\mathrm{V}_{\text {SENSE }}<\mathrm{V}_{\mathrm{L}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| SENSE Threshold Voltage | Falling edge | 1.200 | 1.235 | 1.270 | V |
| PROGRAMMABLE VCOM CALIBRATOR |  |  |  |  |  |
| GON2 Calibrating Threshold | Rising edge, 230 mV hysteresis | 7 | 8.5 | 10.5 | V |
| GON2 Input-Voltage Range |  | 11 |  | 30 | V |
| SET Voltage Resolution |  | 7 |  |  | Bits |
| SET Differential Nonlinearity |  | -1 |  | +1 | LSB |
| SET Zero-Scale Error |  | -1 | +1 | +3 | LSB |

## Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LIN}}=\mathrm{V}_{\mathrm{EN}}=+3.3 \mathrm{~V}\right.$, circuit of Figure 2, $\mathrm{V}_{\mathrm{MAIN}}=8 \mathrm{~V}, \mathrm{~V}_{\mathrm{GON}} 1=\mathrm{V}_{\mathrm{GON}}=21 \mathrm{~V}, \mathrm{~V}_{\mathrm{GOFF}}=-6.5 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SET Full-Scale Error |  | -4 |  | +5 | LSB |
| SET Current |  |  |  | 120 | $\mu \mathrm{A}$ |
| SET External Resistance | To GND, V ${ }_{\text {AVDD }}=14 \mathrm{~V}$ | 8.5 |  | 170 | k $\Omega$ |
|  | To GND, VAVDD $=6 \mathrm{~V}$ | 2.5 |  | 50 |  |
| VSET/NAVDD Voltage Ratio | DAC zero scale |  | 0.05 |  | VN |
| POS Settling Time | To $\pm 0.5$ LSB error band |  | 20 |  | $\mu \mathrm{s}$ |
| Memory Write Cycles |  | 30 |  |  | Times |
| Memory Write Time | RFREQ = unconnected | 150 |  |  | ms |
| I2C INTERFACE |  |  |  |  |  |
| Logic-Input Low Voltage (VIL ) | SDA, SCL |  |  | $\begin{gathered} 0.3 x \\ V_{\text {IN }} \end{gathered}$ | V |
| Logic-Input Low Voltage | ADDR0_ADDR1 |  |  | $\begin{aligned} & 0.2 x \\ & V_{\text {IN }} \end{aligned}$ | V |
| Logic-Input High Voltage ( $\mathrm{V}_{\text {IH }}$ ) | SDA, SCL, ADDR0, ADDR1 | $\begin{gathered} 0.7 x \\ V_{\text {IN }} \end{gathered}$ |  |  | V |
| SDA Output Low Voltage | ISDA $=-3 \mathrm{~mA} \mathrm{sink}$ | 0 |  | 0.4 | V |
| Logic-Input Current | SDA, SCL, ADDR0, ADDR1, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| SDA and SCL Input Capacitance | (Note 1) |  | 5 | 10 | pF |
| SCL Frequency ( $\mathrm{fSCL}^{\text {) }}$ |  | DC |  | 400 | kHz |
| SCL High Time (tHIGH) |  | 600 |  |  | ns |
| SCL Low Time (tLow) |  | 1300 |  |  | ns |
| SDA and SCL Rise Time and Fall (tr, tr) | $\mathrm{Cb}=$ total capacitance of bus line in pF (Note 1) | $\begin{gathered} 20+0.1 \\ \times \mathrm{Cb} \end{gathered}$ |  | 300 | ns |
| START Condition Hold Time (thD:STA) | 10\% of SDA to $90 \%$ of SCL | 600 |  |  | ns |
| START Condition Setup Time (tsu:STA) |  | 600 |  |  | ns |
| Data Input Hold Time (thd:DAT) |  | 50 |  |  | ns |
| Data Input Setup Time (tSU:DAT) |  | 100 |  |  | ns |
| STOP Condition Setup Time (tsu:STO) |  | 600 |  |  | ns |
| Bus Free Time (tBUF) |  | 1300 |  |  | ns |
| SDA Capacitive Loading (Cb) | (Note 2) |  |  | 400 | pF |
| Input Filter Spike Suppression | SDA, SCL, not tested |  |  | 50 | ns |

## Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO

ELECTRICAL CHARACTERISTICS
$\left(V_{I N}=V_{\mathrm{LIN}}=\mathrm{V}_{\mathrm{EN}}=+3.3 \mathrm{~V}\right.$, circuit of Figure 2, $\mathrm{V}_{\mathrm{MAIN}}=8 \mathrm{~V}, \mathrm{~V}_{\mathrm{GON} 1}=\mathrm{V}_{\mathrm{GON}}=21 \mathrm{~V}, \mathrm{~V}_{\mathrm{GOFF}}=-6.5 \mathrm{~V} . \mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5} 5^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 3)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GENERAL |  |  |  |  |  |  |
| IN Input-Voltage Range |  |  | 1.8 |  | 5.5 | V |
| IN Shutdown Current | $\mathrm{EN}=0, \mathrm{~V}_{\mathrm{L}}>2.4 \mathrm{~V}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
| IN Quiescent | $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=1.5 \mathrm{~V}$, not switching |  |  |  | 100 | $\mu \mathrm{A}$ |
| IN Undervoltage Lockout | VIN rising |  |  |  | 1.75 | V |
| BOOTSTRAP LINEAR REGULATOR (VL) |  |  |  |  |  |  |
| VL Output Voltage |  |  | 3.8 |  | 4.2 | V |
| VL Maximum Output Current | $\mathrm{VL}=3.7 \mathrm{~V}$ |  | 10 |  |  | mA |
| LINEAR REGULATOR |  |  |  |  |  |  |
| LIN Input-Voltage Range | VLOUT < V ${ }_{\text {LIN }}$ |  | 1.8 |  | 5.5 | V |
| LIN Quiescent Current | No load |  |  |  | 2 | mA |
| Dropout Voltage | ILOUT $=250 \mathrm{~mA}$ |  |  |  | 0.3 | V |
| FBL Regulation Voltage | ILOUT $=100 \mathrm{~mA}$ |  | 605 |  | 631 | mV |
| LOUT Maximum Output Current | $\mathrm{V}_{\text {FBL }}=0.5 \mathrm{~V}$ |  | 250 |  |  | mA |
| LOUT Load Regulation | VLIN $=5 \mathrm{~V}, 5 \mathrm{~mA}<$ IOUT $<250 \mathrm{~mA}$, not in dropout |  |  |  | 1 | \% |
| STEP-UP DC-DC CONVERTER |  |  |  |  |  |  |
| Output-Voltage Range |  |  | 6 |  | 14 | V |
| Switching Frequency | $\mathrm{f}(\mathrm{MHz})=0.015 \times \operatorname{RFREQ}(\mathrm{k} \boldsymbol{\Omega})$ | RFREQ $=80 \mathrm{k} \Omega$ | 1000 |  | 1500 | kHz |
|  |  | RFREQ $=30 \mathrm{k} \Omega$ | 382 |  | 518 |  |
|  |  | RFREQ = unconnected | 510 |  | 690 |  |
| Oscillator Maximum Duty Cycle |  |  | 88 |  | 96 | \% |
| FB Regulation Voltage |  |  | 1.216 |  | 1.254 | V |
| LX On-Resistance | $\mathrm{ILX}=200 \mathrm{~mA}$ |  |  |  | 250 | $\mathrm{m} \Omega$ |
| LX Leakage Current | $\mathrm{V}_{\mathrm{LX}}=16 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| LX Current Limit | Duty cycle $=65 \%$ |  | 2 |  | 3 | A |
| Current-Sense Transresistance |  |  | 0.15 |  | 0.45 | V/A |
| SS Output Current |  |  | 3.5 |  | 6.5 | $\mu \mathrm{A}$ |

## Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{I N}=V_{\mathrm{LIN}}=\mathrm{V}_{\mathrm{EN}}=+3.3 \mathrm{~V}\right.$, circuit of Figure 2, $\mathrm{V}_{\mathrm{MAIN}}=8 \mathrm{~V}, \mathrm{~V}_{\mathrm{GON} 1}=\mathrm{V}_{\mathrm{GON}}=21 \mathrm{~V}, \mathrm{~V}_{\mathrm{GOFF}}=-6.5 \mathrm{~V} . \mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5} 5^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 3)

| PARAMETER | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| HIGH-VOLTAGE DRIVER BLOCK |  |  |  |  |
| GON1, GON2 Input Voltage |  | 12 | 30 | V |
| GOFF Input Voltage |  | -10 | -4 | V |
| GOFF Supply Current | A2-A8 = AGND, no load |  | 250 | $\mu \mathrm{A}$ |
| GON1, GON2 Supply Current | A2-A8 = AGND, no load |  | 430 | $\mu \mathrm{A}$ |
| Output-Voltage Low (Y2-Y8) | IOUT $=10 \mathrm{~mA}$ |  | $\begin{gathered} \text { VGOFF } \\ +1 \\ \hline \end{gathered}$ | V |
| Output-Voltage High (Y2-Y8) | IOUT $=10 \mathrm{~mA}$ | $\begin{gathered} \mathrm{V}_{\mathrm{GON}} \\ -1 \end{gathered}$ |  | V |
| Rise Time (Y2-Y8) | $\begin{aligned} & C_{L O A D}=100 p F, V_{G O N} 1=V_{G O N}=30 \mathrm{~V}, \mathrm{~V}_{\mathrm{GOFF}}=-10 \mathrm{~V} \\ & (\text { Note 1) } \end{aligned}$ |  | 32 | ns |
| Fall Time (Y2-Y8) | $\begin{aligned} & \mathrm{CLOAD}=100 \mathrm{FF}, \mathrm{~V}_{\mathrm{GON} 1}=\mathrm{V}_{\mathrm{GON}} 2=30 \mathrm{~V}, \mathrm{~V}_{\mathrm{GOFF}}=-10 \mathrm{~V} \\ & (\text { Note 1) } \end{aligned}$ |  | 32 | ns |
| Propagation Delay High-to-Low Transition (Y2-Y8) | $\begin{aligned} & \text { CLOAD }=100 \mathrm{pF} \\ & (\text { Note 1) } \end{aligned}$ |  | 125 | ns |
| Propagation Delay Low-to-High Transition (Y2-Y8) | $\begin{aligned} & \text { CLOAD }=100 \mathrm{pF} \\ & (\text { Note 1) } \end{aligned}$ |  | 125 | ns |
| Operating Frequency | CLOAD $=100 \mathrm{pF}$ |  | 50 | kHz |
| OPERATIONAL AMPLIFIER |  |  |  |  |
| AVDD Supply Voltage Range |  | 6 | 14 | V |
| AVDD Overvoltage Threshold | Rising edge, 400mV hysteresis | 14.1 | 15.9 | V |
| AVDD Input Supply Current | FB $=1.1 \mathrm{~V}$, buffer configuration, $\mathrm{V}_{\text {POS }}=\mathrm{V}_{\text {AVDD }} / 2$, no load |  | 10 | mA |
| Input Common-Mode Voltage Range |  | 0 | $V_{\text {AVDD }}$ | V |
| Output-Voltage Swing High | I $\mathrm{OUT}=50 \mathrm{~mA}$ | $\begin{array}{\|c} V_{\text {AVDD }} \\ 300 \end{array}$ |  | mV |
| Output-Voltage Swing Low | IOUT $=-50 \mathrm{~mA}$ |  | 300 | mV |
| Short-Circuit Current | Short to $\mathrm{V}_{\text {AVDD }}$ - 3V sourcing | 200 |  | mA |
|  | Short to 3V sinking | 200 |  |  |
| CONTROL INPUTS |  |  |  |  |
| Logic-Input Voltage Low (A2-A8, EN) | $1.8 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V}$ |  | 0.8 | V |
| Logic-Input Voltage High (A2-A8, EN) | $1.8 \mathrm{~V}<\mathrm{V}$ IN $<5.5 \mathrm{~V}$ | 1.6 |  | V |

## Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO

## ELECTRICAL CHARACTERISTICS (continued)

```
\(\left(V_{I N}=V_{\mathrm{LIN}}=\mathrm{V}_{\mathrm{EN}}=+3.3 \mathrm{~V}\right.\), circuit of Figure 2, \(\mathrm{V}_{\mathrm{MAIN}}=8 \mathrm{~V}, \mathrm{~V}_{\mathrm{GON}}=\mathrm{V}_{\mathrm{GON}}=21 \mathrm{~V}, \mathrm{~V}_{\mathrm{GOFF}}=-6.5 \mathrm{~V} . \mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}\) to \(+\mathbf{8 5} 5^{\circ} \mathbf{C}\), unless oth-
erwise noted.) (Note 3)
```

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT-VOLTAGE DETECTOR |  |  |  |  |  |
| SENSE Voltage Range |  |  |  | VVL | V |
| SENSE Threshold Voltage | Falling edge, 10 mV (typ) hysteresis | 1.200 |  | 1.270 | V |
| PROGRAMMABLE VCOM CALIBRATOR |  |  |  |  |  |
| GON2 Calibrator Threshold | Rising edge, 230mV hysteresis | 7 | 8.5 | 10.5 | V |
| GON1 Voltage Threshold to Enable Program | Rising edge, 230mV hysteresis | 7 |  | 10.5 | V |
| GON2 Input-Voltage Range |  | 11 |  | 30 | V |
| SET Voltage Resolution |  | 7 |  |  | Bits |
| SET Differential Nonlinearity |  | -1 |  | +1 | LSB |
| SET Zero-Scale Error |  | -1 | +1 | +3 | LSB |
| SET Full-Scale Error |  | -4 |  | +5 | LSB |
| SET Current |  |  |  | 120 | $\mu \mathrm{A}$ |
| SET External Resistance | To GND, $\mathrm{V}_{\text {AVDD }}=14 \mathrm{~V}$ | 8.5 |  | 170 | $\mathrm{k} \Omega$ |
|  | To GND, VAVDD $=6 \mathrm{~V}$ | 2.5 |  | 50 | $\mathrm{k} \Omega$ |
| Memory Write Cycles |  | 30 |  |  | Times |
| Memory Write Time | RFREQ = unconnected | 150 |  |  | ms |
| $\mathbf{I}^{2} \mathrm{C}$ INTERFACE |  |  |  |  |  |
| Logic-Input Low Voltage (VIL ) | SDA, SCL |  |  | $0.3 \times \mathrm{V}$ IN | V |
| Logic-Input Low Voltage | ADDR0, ADDR1 |  |  | $0.2 \times \mathrm{V}_{\text {IN }}$ | V |
| Logic-Input High Voltage ( $\mathrm{V}_{\text {IH }}$ ) | SDA, SCL, ADDR0, ADDR1 | $0.7 \times$ VIN |  |  | V |
| SDA Output Low Voltage | ISDA $=-3 \mathrm{~mA} \mathrm{sink}$ | 0 |  | 0.4 | V |
| SDA and SCL Input Capacitance | SDA, SCL (Note 1) |  |  | 10 | pF |
| SCL Frequency (fscl) |  | DC |  | 400 | kHz |
| SCL High Time (tHIGH) |  | 600 |  |  | ns |
| SCL Low Time (tLow) |  | 1300 |  |  | ns |
| SDA and SCL Rise and Fall Time $\left(\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}\right)$ | $\mathrm{Cb}=$ total capacitance of bus line in pF (Note 1) | $\begin{gathered} 20+0.1 \\ \times \mathrm{Cb} \end{gathered}$ |  | 300 | ns |
| START Condition Hold Time (thD:STA) | 10\% of SDA to $90 \%$ of SCL | 600 |  |  | ns |
| START Condition Setup Time (tsu:STA) |  | 600 |  |  | ns |
| Data Input Hold Time (thD:DAT) |  | 50 |  |  | ns |
| Data Input Setup Time (tsu:DAT) |  | 100 |  |  | ns |
| STOP Condition Setup Time (tsu:sto ) |  | 600 |  |  | ns |
| Bus Free Time (tBuF) |  | 1300 |  |  | ns |
| SDA Capacitive Loading (Cb) | (Note 2) |  |  | 400 | pF |
| Input Filter Spike Suppression | SDA, SCL, not tested |  |  | 50 | ns |

# Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{I N}=V_{\mathrm{LIN}}=\mathrm{V}_{\mathrm{EN}}=+3.3 \mathrm{~V}\right.$, circuit of Figure 2, $\mathrm{V}_{\mathrm{MAIN}}=8 \mathrm{~V}, \mathrm{~V}_{\mathrm{GON} 1}=\mathrm{V}_{\mathrm{GON}}=21 \mathrm{~V}, \mathrm{~V}_{\mathrm{GOFF}}=-6.5 \mathrm{~V} . \mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5} 5^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 3)
Note 1: Guaranteed by design, not production tested.
Note 2: The maximum amount capacitance allowed on the SDA bus lines.
Note 3: $T_{A}=-40^{\circ} \mathrm{C}$ specifications are guaranteed by design, not production tested.


Figure 1. Timing Definitions Used in the Electrical Characteristics

## Typical Operating Characteristics

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO



# Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO 



## Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO



# Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO 

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | LIN | Input of the Internal Linear Regulator. Bypass LIN to GND with a $4 \mu \mathrm{~F}$ capacitor close to the IC. |
| 2 | LOUT | Internal Linear Regulator Output. Bypass LOUT to GND with a $4.7 \mu \mathrm{~F}$ capacitor. |
| 3 | FBL | Linear Regulator Feedback Pin. Connect external resistor-divider tap here and minimize trace area Set VLOGIC according to: VLOGIC $=0.618 \mathrm{~V} \times(1+\mathrm{R} 7 / \mathrm{R} 8)$ (Figure 2). |
| 4, 26, 29 | GND | Analog Ground |
| 5 | ADDR0 | Address Select Pin to Set Address for the I2C Slave Address |
| 6 | ADDR1 | Address Select Pin to Set Address for the I2C Slave Address |
| 7 | SCL | I2C-Compatible Clock Input |
| 8 | SDA | I2C-Compatible Serial Bidirectional Data Line |
| 9-15 | A2-A8 | Level-Shifter Logic-Level Inputs |
| 16 | SS | Step-Up Regulator Soft-Start Control. Connect a capacitor greater than 200pF between SS and AGND to set the step-up regulator soft-start timing. SS is connected to AGND when EN is low. When EN goes high, the capacitor at SS is charged by an internal $5 \mu \mathrm{~A}$ current source, slowly raising the internal current limit. The full LX current limit is available when $V_{S S}=1.235 \mathrm{~V}$ or when $V_{\text {MAIN }}$ reaches its regulation threshold, whichever occurs first. If no capacitor is connected, the soft-start time is controlled by an internal 10 ms digital timer. |
| 17 | YDCHG | Level-Shifter Output Used to Discharge the Panel |
| 18-24 | Y2-Y8 | Level-Shifter Outputs |
| 25 | GOFF | Gate-Off Supply. GOFF is the negative supply voltage for the Y2-Y8 and YDCHG level-shifter circuitry. Bypass to GND with a minimum $0.1 \mu \mathrm{~F}$ ceramic capacitor. |
| 27 | GON2 | Gate-On Supply. GON2 is the positive supply for the Y7 and Y8 level-shifter circuitry. Bypass to GND with a minimum $0.1 \mu \mathrm{~F}$ ceramic capacitor. |
| 28 | GON1 | Gate-On Supply. GON1 is the positive supply for the Y2-Y6 and YDCHG level-shifter circuitry. Bypass to GND with a minimum $0.1 \mu \mathrm{~F}$ ceramic capacitor. |
| 30 | SET | Full-Scale, Sink-Current Adjustment Input. Connect a resistor, RSET, from SET to GND to set the fullscale adjustable sink current, which is $\mathrm{V}_{\text {AVDD }} /(20 \times$ RSET $)$. IOUT is equal to the current through RSET. |
| 31 | BGND | Operational Amplifier GND |
| 32 | VCOM | Operational Amplifier Output |
| 33 | NEG | Operational Amplifier Negative Input |
| 34 | POS | Operational Amplifier Positive Input |
| 35 | OUT | Adjustable Sink-Current Output. OUT connects to the resistive voltage-divider at the op amp input POS (between AVDD and BGND) that determines the VCOM output voltage. Iout lowers the divider voltage by a programmable amount. |
| 36 | AVDD | Op Amp and Internal VL Linear Regulator Supply Input. Bypass AVDD to BGND with a $0.1 \mu$ F capacitor. |
| 37 | FB | Step-Up Regulator Feedback. Connect external resistor-divider tap here and minimize trace area. Set Vout according to: Vout = 1.235V x (1 + R1/R2) (Figure 2). |
| 38, 39 | PGND | Power Ground |
| 40, 41 | LX | Switching Node. Connect inductor/catch diode here and minimize trace area for lowest EMI. |
| 42 | FREQ | SMPS Frequency Adjust. Connect a resistor between $30 \mathrm{k} \Omega$ and $80 \mathrm{k} \Omega$ to select the step-up converter's operating frequency as determined by: $f(\mathrm{mHz})=0.015 \times$ RFREQ ( $k \Omega$ ). Leave unconnected for $f=600 \mathrm{kHz}$. |

## Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO

Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 43 | EN | Enable. Pull EN low to turn off the DC-DC converter and the op amp. The high-voltage scan drivers <br> and LDO remain active if sufficient voltage is available for operation. |
| 44 | IN | Supply. Bypass to AGND with a minimum 0.1 $\mu \mathrm{F}$ ceramic capacitor. |
| 45 | SENSE | Input-Voltage Threshold Detector. Connect this pin to VIN through a resistor-divider. When the <br> voltage at the SENSE pin falls below a 1.235V threshold, YDCHG is driven to VGON1. |
| 46 | COMP | Compensation Pin for Error Amplifier. Connect a series RC from COMP to AGND. Typical values <br> are 40.2k $\Omega$ and 1000pF. |
| 47 | AGND | Analog GND |
| 48 | VL | On-Chip Regulator Output. This regulator powers internal analog circuitry. Bypass VL to AGND with <br> a 0.22 F or greater ceramic capacitor. |
| - | EP | Exposed Backside Pad. Connect to AGND and make AGND copper plane as level as possible to <br> help external dissipation. |

Table 1. Component List

| DESIGNATION | DESCRIPTION |
| :---: | :---: |
| C1 | $4.7 \mu \mathrm{~F} \pm 10 \%$, 6.3 V X5R ceramic capacitor (0603) <br> Murata GRM188R60J475K <br> TDK C1608X5R0J475K |
| C2, C3 | $1 \mu \mathrm{~F} \pm 20 \%$, 6.3 V X5R ceramic capacitors (0402) Murata GRM155R60J105K TDK C1005X5ROJ105M |
| C4 | $10 \mu \mathrm{~F} \pm 20 \%, 6.3 \mathrm{~V} \times 5 \mathrm{R}$ ceramic capacitor (0603) <br> Murata GRM188R60J106M TDK C1608X5R0J106K |
| C5, C6 | $4.7 \mu \mathrm{~F} \pm 10 \%$, 16V X5R ceramic capacitors (0805) <br> Murata GRM21BR61C475K <br> Taiyo Yuden EMK212BJ475KG |
| D1 | 30V Schottky diode, 1A (S-Flat) Toshiba CRSO2 |
| L1 | $4.1 \mu \mathrm{H}, 1.95 \mathrm{~A}, 57 \mathrm{~m} \Omega$ inductor ( $6 \mathrm{~mm} \times$ $6 \mathrm{~mm} \times 2 \mathrm{~mm}$ ) <br> Sumida CDRH5D18NP-4R1NC <br> Coiltronics SD6020-4R1-R |

Typical Operating Circuit
The MAX17094 typical operating circuit (Figure 2) generates a +8 V source-driver supply and approximately +22 V and -6.5 V gate-driver supplies for TFT displays. The input-voltage range for the IC is from +1.8 V to +5.5 V , but the Figure 2 circuit is designed to run from 2.5 V to 3.6 V . Table 1 lists the recommended components and Table 2 lists the component suppliers. Figure 3 is the MAX17094 functional diagram.

Table 2. Component Suppliers

| SUPPLIER | WEBSITE |
| :--- | :--- |
| Coiltronics | www.cooperet.com |
| Murata Electronics North <br> America, Inc. | www.murata-northamerica.com |
| Sumida Corp. | www.sumida.com |
| Taiyo Yuden | www.t-yuden.com |
| TDK Corp. | www.component.tdk.com |
| Toshiba America Electronic <br> Components, Inc. | www.toshiba.com/taec |

## Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO



Figure 2. MAX17094 Typical Operating Circuit

Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO


Figure 3. MAX17094 Functional Diagram

# Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO 

## Detailed Description

The MAX17094 includes a high-performance step-up regulator, a 250 mA LDO linear regulator, a high-speed operational amplifier, a digitally adjustable VCOM calibration device with nonvolatile memory and $\mathrm{I}^{2} \mathrm{C}$ interface, and a high-voltage, level-shifting scan driver optimized for active-matrix TFT LCDs.

## Step-Up Regulator

The step-up regulator employs a peak current-mode control architecture with an adjustable ( 600 kHz to 1.2 MHz ), constant-switching frequency that maximizes loop bandwidth and provides a fast-transient response to pulsed loads found in source drivers of TFT LCD panels. The high switching frequency is programmable from 450 kHz to 1.2 MHz by selecting an appropriate external resistor connected between the FREQ input and AGND. The high switching frequency also allows the use of low-profile inductors and ceramic capacitors to minimize the thickness of LCD panel designs. The integrated high-efficiency MOSFET and the IC's built-in digital soft-start functions reduce the number of external components required while controlling inrush current. The output voltage can be set from VIN to 14 V with an external resistive voltage-divider.
The regulator controls the output voltage and the power delivered to the output by modulating the duty cycle (D) of the internal power MOSFET in each switching cycle. The duty cycle of the MOSFET is approximated by:

$$
D \approx \frac{V_{\text {MAIN }}-V_{I N}}{V_{\text {MAIN }}}
$$

Figure 4 shows the block diagram of the step-up regulator. An error amplifier compares the signal at FB to 1.235 V and changes the COMP output. The voltage at COMP determines the current trip point each time the internal MOSFET turns on. As the load varies, the error amplifier sources or sinks current to the COMP output accordingly to produce the inductor peak current necessary to service the load. To maintain stability at high duty cycles, a slope compensation signal is summed with the current-sense signal.
On the rising edge of the internal clock, the controller sets a flip-flop, turning on the n-channel MOSFET and applying the input voltage across the inductor. The current through the inductor ramps up linearly, storing energy in its magnetic field. Once the sum of the cur-rent-feedback signal and the slope compensation exceed the COMP voltage, the controller resets the flip-
flop and turns off the MOSFET. Since the inductor current is continuous, a transverse potential develops across the inductor that turns on the diode (D1). The voltage across the inductor then becomes the difference between the output voltage and the input voltage This discharge condition forces the current through the inductor to ramp back down, transferring the energy stored in the magnetic field to the output capacitor and the load. The MOSFET remains off for the rest of the clock cycle.

Undervoltage Lockout (UVLO) The undervoltage lockout (UVLO) circuit compares the input voltage at IN with the UVLO (1.3V typ) to ensure that the input voltage is high enough for reliable operation. The 200 mV (typ) hysteresis prevents supply transients from causing a restart. Once the input voltage exceeds the UVLO-rising threshold, startup begins. When the input voltage falls below the UVLO falling threshold, the controller turns off the main step-up regulator and the linear regulator, disables the switch-control block, and the operational amplifier output becomes high impedance.


Figure 4. Step-Up Regulator Block Diagram

# Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO 


#### Abstract

Soft-Start The soft-start feature effectively limits the inrush current during startup by linearly ramping up the step-up converter's peak switch current limit. The soft-start period terminates when either the output voltage reaches regulation or the full current limit has been reached. By default, the current limit is controlled by an internal timer that allows the current limit to rise from 0 to the full current limit in approximately 10ms. If an adjustable soft-start period is desired, an external capacitor (CSS) greater than 200pF can be connected between SS and GND. In this case, Css is charged with a $5 \mu \mathrm{~A}$ current source such that the full current limit is reached until the voltage across CSS reaches 1.235 V .


Fault Protection
The MAX17094 monitors AVDD for an overvoltage condition. If the AVDD voltage is above 14.1 V (min), the MAX17094 disables the gate driver of the step-up regulator and prevents the internal MOSFET from switching. The AVDD overvoltage condition does not set the fault latch.

Operational Amplifier
The MAX17094 has an operational amplifier that is typically used to drive the LCD backplane (VCOM). The operational amplifier features $\pm 200 \mathrm{~mA}$ output short-circuit current, $45 \mathrm{~V} /$ us slew rate, and 20 MHz bandwidth. While the op amp is a rail-to-rail input and output design, its accuracy is significantly degraded for input voltages within 1 V of its supply rails (AVDD and BGND).

## Short-Circuit Current Limit

The operational amplifier limits short-circuit current to approximately $\pm 200 \mathrm{~mA}$ if the output is directly shorted to AVDD or to AGND. If the short-circuit condition persists, the junction temperature of the IC rises until it reaches the thermal-shutdown threshold (+160 ${ }^{\circ} \mathrm{C}$ typ). Once the junction temperature reaches the thermalshutdown threshold, an internal thermal sensor immediately sets the thermal-fault latch, shutting off the main step-up regulator, the linear regulator, the switch-control block, and the operational amplifier. Those portions of the device remain inactive until the input voltage is cycled off, then on, again.

## Driving Pure Capacitive Loads

The operational amplifier is typically used to drive the LCD backplane (VCOM) or the gamma-correctiondivider string. The LCD backplane consists of a distributed series capacitance and resistance, a load that can be easily driven by the operational amplifier. However,
if the operational amplifier is used in an application with a pure capacitive load, steps must be taken to ensure stable operation. As the operational amplifier's capacitive load increases, the amplifier's bandwidth decreases and gain peaking increases. A $5 \Omega$ to $50 \Omega$ small resistor placed between VCOM and the capacitive load reduces peaking, but also reduces the gain. An alternative method of reducing peaking is to place a series RC network (snubber) in parallel with the capacitive load. The RC network does not continuously load the output or reduce the gain. Typical values of the resistor are between $100 \Omega$ and $200 \Omega$ and the typical value of the capacitor is 10 pF .

High-Voltage Level-Shifting Scan Driver The MAX17094 includes seven logic-level to high-voltage level-shifting buffers, which can buffer seven logic inputs (A2-A8) and shift them to a desired level (Y2-Y8) to drive TFT-LCD row logic. The driver outputs, Y2-Y8, swing between their power-supply rails, according to the input-logic level on A2-A8. The driver output is GOFF when its respective input is logic low, and GON_ when its respective input is logic high. These seven driver channels are grouped for different high-level supplies. A2-A6 are supplied from GON1, and A7 and A8 are supplied from GON2. GON1 and GON2 can be tied together to make A2-A8 use identical supplies. The high-voltage, level-shifting scan drivers are designed to drive the TFT panels with row drivers integrated on the panel glass. Its seven outputs swing from +30 V (max) to -10 V (min) and can swiftly drive capacitive loads. The typical propagation delays are 80ns, with fast 16ns rise-and-fall times. The buffers can operate at frequencies up to 50 kHz . A YDCHG is the output of the eightlevel shifting buffer. It is driven by the input-voltagedetector circuit.

## Input-Voltage Detector

The input-voltage detector is used to drive the YDCHG level-shifter buffer to VGON1 during a power-down once the input voltage has fallen below a user-defined threshold. The input voltage is sensed at the SENSE pin through a voltage-divider. Once the falling edge of VSENSE falls below 1.235 V (typ), YDCHG is driven to VGON1.

## Low-Dropout Linear Regulator (LDO)

The MAX17094 has an integrated $1.2 \Omega$ (max) pass element and can provide at least 250 mA . The output voltage is accurate within $\pm 2 \%$.

# Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO 


#### Abstract

VCOM Calibrator The VCOM calibrator is a solid-state alternative to mechanical potentiometers used for adjusting the LCD backplane voltage (VCOM) in TFT LCD displays. OUT attaches to the external resistive voltage-divider at the POS terminal of the op amp and sinks a programmable current (IOUT), which sets the VCOM levels (Figure 5). The DAC setting that controls the wiper setting of the potentiometer is directly determined by the value stored in the wiper register (WR). Changing the value in WR allows the user to change the wiper position to increase or decrease the VCOM levels. The user can store a WR setting into the nonvolatile initial value register (IVR) such that on power-up, WR is preset to the last stored value in IVR. The 2-wire I ${ }^{2}$ C interface between the system controller and the programming circuit adjusts WR and programs IVR. The resistive voltage-divider and AVDD supply set the maximum value of VCOM. OUT sinks current from the voltage-divider to reduce the POS voltage level and VCOM output. The external resistor at SET (RSET) sets the full-scale sink current and the minimum value of VCOM. The GON2 input provides the high voltage required to program IVR. GON2 is connected to the TFT LCD VGON2 supply. VGON2 should be between 12 V and 30 V . IVR programming is guaranteed only when GON2 is greater than 7 V . Bypass GON2 to GND (which is bypassed to GND) with a $0.1 \mu \mathrm{~F}$ or greater capacitor.


Thermal-Overload Protection
The thermal-overload protection prevents excessive power dissipation from overheating the device. When the junction temperature exceeds $T_{J}=+160^{\circ} \mathrm{C}$, a thermal sensor immediately activates the fault protection, which shuts down the step-up regulator, LDO, and the operational amplifiers, allowing the device to cool down. Once the device cools down by approximately $15^{\circ} \mathrm{C}$ cycle the input voltage (below the UVLO falling threshold) to clear the fault latch and reactivate the device.

The thermal-overload protection protects the IC in the event of fault conditions. For continuous operation, do not exceed the absolute maximum junction temperature rating of $\mathrm{T} J=+150^{\circ} \mathrm{C}$.

Design Procedure
Main Step-Up Regulator
Inductor Selection
The minimum inductance value, peak current rating, and series resistance are factors to consider when selecting the inductor. These factors influence the converter's efficiency, maximum output-load capability, transient-response time, and output-voltage ripple Physical size and cost are also important factors to be considered.


Figure 5. VCOM Calibrator Functional Diagram

# Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO 

The maximum output current, input voltage, output voltage, and switching frequency determine the inductor value. Very high inductance values minimize the current ripple and therefore reduce the peak current, which decreases core losses in the inductor and $I^{2} R$ losses in the entire power path. However, large inductor values also require more energy storage and more turns of wire, which increase physical size and can increase I2R losses in the inductor. Low inductance values decrease the physical size but increase the current ripple and peak current. Finding the best inductor involves choosing the best compromise between circuit efficiency, inductor size, and cost.
The equations used here include a constant called LIR, which is the ratio of the inductor peak-to-peak ripple current to the average DC inductor current at the full load current. The best trade-off between inductor size and circuit efficiency for step-up regulators generally has an LIR between 0.3 and 0.5. However, depending on the AC characteristics of the inductor core material and ratio of inductor resistance to other power-path resistances, the best LIR can shift up or down. If the inductor resistance is relatively high, more ripple can be accepted to reduce the number of turns required and increase the wire diameter. If the inductor resistance is relatively low, increasing inductance to lower the peak current can decrease losses throughout the power path. If extremely thin high-resistance inductors are used, as is common for LCD panel applications, the best LIR can increase to between 0.5 and 1.0.
Once a physical inductor is chosen, higher and lower values of the inductor should be evaluated for efficiency improvements in typical operating regions.
In Figure 2's typical operating circuit, the LCD's gate-on and gate-off supply voltages are generated from two unregulated charge pumps driven by the step-up regulator's LX node. The additional load on LX must therefore be considered in the inductance and current calculations. The effective maximum output current, IMAIN(EFF), becomes the sum of the maximum load current of the step-up regulator's output plus the contributions from the positive and negative charge pumps:

$$
I_{\mathrm{MAIN}(E F F)}=I_{\mathrm{MAIN}(\mathrm{MAX})}+n_{\mathrm{VN}} \times I_{\mathrm{VN}}+\left(n_{\mathrm{VP}}+1\right) \times I_{\mathrm{VP}}
$$

where $\operatorname{IMAIN}(\mathrm{MAX})$ is the maximum step-up output current, nVN is the number of negative charge-pump stages, nVP is the number of positive charge-pump stages, IVN is the negative charge-pump output current, and IVP is the positive charge-pump output current, assuming the initial pump source for IVP is $\mathrm{V}_{\text {MAIN }}$.

Calculate the approximate inductor value using the typical input voltage ( VIN ), the maximum output current (IMAIN(EFF)), the expected efficiency ( $\eta_{\text {TYP }}$ ) taken from an appropriate curve in the Typical Operating Characteristics, the desired switching frequency (foSC), and an estimate of LIR based on the above discussion:

$$
L=\left(\frac{V_{I N}}{V_{\text {MAIN }}}\right)^{2}\left(\frac{V_{\text {MAIN }}-V_{\text {IN }}}{\operatorname{IMAIN(EFF)} \times f_{\text {OSC }}}\right)\left(\frac{\eta_{\text {TYP }}}{\mathrm{LIR}}\right)
$$

Choose an available inductor value from an appropriate inductor family. Calculate the maximum DC input current at the minimum input voltage $\operatorname{VIN}(\mathrm{MIN})$ using conservation of energy and the expected efficiency at that operating point ( $\mathrm{\eta MIN}$ ) taken from an appropriate curve in the Typical Operating Characteristics:

$$
I_{I N(D C, M A X)}=\frac{I_{\operatorname{MAIN}(E F F)} \times V_{\text {MAIN }}}{V_{I N(M I N)} \times \eta_{M I N}}
$$

Calculate the ripple current at that operating point and the peak current required for the inductor:

$$
\begin{gathered}
\mathrm{I}_{\text {RIPPLE }}=\frac{\mathrm{V}_{\text {IN(MIN })} \times\left(\mathrm{V}_{\text {MAIN }}-\mathrm{V}_{\text {IN(MIN })}\right)}{L \times \mathrm{V}_{\text {MAIN }} \times f_{\text {OSC }}} \\
\mathrm{I}_{\text {PEAK }}=\mathrm{I}_{\text {IN(DC,MAX })}+\frac{I_{\text {RIPPLE }}}{2}
\end{gathered}
$$

The inductor's saturation current rating and the MAX17094 LX current limit should exceed IPEAK and the inductor's DC current rating should exceed IIN(DC,MAX). For good efficiency, choose an inductor with less than $0.1 \Omega$ series resistance.
Considering the typical operating circuit, the maximum load current ( $\operatorname{IMAIN}(\mathrm{MAX})$ ) is 300 mA , with an 8 V output and a typical input voltage of 3.3 V . The effective fullload step-up current is:
$I_{\mathrm{MAIN}(\mathrm{EFF})}=300 \mathrm{~mA}+1 \times 20 \mathrm{~mA}+(2+1) \times 20 \mathrm{~mA}=380 \mathrm{~mA}$
Choose a switching frequency of 1.2 MHz and a LIR of 0.36 , and estimate the efficiency to be $85 \%$ at this operating point:

$$
L=\left(\frac{3.3 \mathrm{~V}}{8 \mathrm{~V}}\right)^{2}\left(\frac{8 \mathrm{~V}-3.3 \mathrm{~V}}{0.380 \mathrm{~A} \times 1.2 \mathrm{MHz}}\right)\left(\frac{0.85}{0.36}\right) \approx 4.1 \mu \mathrm{H}
$$

# Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO 

A $4.1 \mu \mathrm{H}$ inductor is chosen. Then, using the circuit's minimum input voltage (3.0V) and estimating efficiency of $82 \%$ at that operating point:

$$
\operatorname{IN}(D C, M A X)=\frac{0.38 \mathrm{~A} \times 8 \mathrm{~V}}{3 \mathrm{~V} \times 0.82} \approx 1.24 \mathrm{~A}
$$

The ripple current and the peak current at that input voltage are:

$$
\begin{gathered}
\mathrm{I}_{\mathrm{RIPPLE}}=\frac{3 \mathrm{~V} \times(8 \mathrm{~V}-3 \mathrm{~V})}{4.1 \mu \mathrm{H} \times 8 \mathrm{~V} \times 1.2 \mathrm{MHz}} \approx 0.381 \mathrm{~A} \\
\mathrm{I}_{\mathrm{PEAK}}=1.24 \mathrm{~A}+\frac{0.381 \mathrm{~A}}{2}=1.43 \mathrm{~A}
\end{gathered}
$$

## Setting the Switching Frequency

To set the switching frequency, connect a resistor from FREQ to AGND. Calculate the resistor value in $k \Omega$ from the following equation:

$$
\mathrm{f}_{(\mathrm{MHZ})}=0.015 \times \mathrm{R}_{\mathrm{FREQ}}(\mathrm{k} \Omega)
$$

Output Capacitor Selection The total output voltage ripple has two components: the capacitive ripple caused by the charging and discharging of the output capacitance, and the ohmic ripple due to the capacitor's equivalent series resistance (ESR):

$$
\begin{aligned}
& V_{\mathrm{RIPPLE}}=\mathrm{V}_{\mathrm{RIPPLE}(\mathrm{C})}+\mathrm{V}_{\mathrm{RIPPLE}(\mathrm{ESR})} \\
& \mathrm{V}_{\mathrm{RIPPLE}(\mathrm{C})} \approx \frac{\mathrm{I}_{\mathrm{MAIN}}}{\mathrm{C}_{\mathrm{OUT}}}\left(\frac{\mathrm{~V}_{\mathrm{MAIN}}-\mathrm{V}_{\text {IN }}}{\mathrm{V}_{\mathrm{MAIN}} \mathrm{f}_{\mathrm{OSC}}}\right)
\end{aligned}
$$

and:

$$
\mathrm{V}_{\mathrm{RIPPLE}(\mathrm{ESR})} \approx I_{\mathrm{PEAK}} \mathrm{R}_{\mathrm{ESR}(\mathrm{COUT})}
$$

where IPEAK is the peak inductor current (see the Inductor Selection section). For ceramic capacitors, the output-voltage ripple is typically dominated by $\mathrm{V}_{\text {RIPPLE }}(\mathrm{C})$. The voltage rating and temperature characteristics of the output capacitor must also be considered.

## Input Capacitor Selection

The input capacitor (C4) reduces the current peaks drawn from the input supply and reduces noise injection into the IC. A $10 \mu \mathrm{~F}$ ceramic capacitor is used in the typical operating circuit (Figure 2) because of the high source impedance seen in typical lab setups. Actual applications usually have much lower source impedance since the step-up regulator often runs directly from the output of another regulated supply. Typically, C4 can be reduced below the values used in the typical operating circuit. Ensure a low noise supply at IN by using an adequate value for C 4 .

## Rectifier Diode

The MAX17094's high switching frequency demands a high-speed rectifier. Schottky diodes are recommended for most applications because of their fast recovery time and low forward voltage. In general, a 3A Schottky diode complements the internal MOSFET well.

## Output-Voltage Selection

The output voltage of the main step-up regulator is adjusted by connecting a resistive voltage-divider from the output (VMAIN) to AGND with the center tap connected to FB (see Figure 2). Select R2 in the $10 k \Omega$ to $50 \mathrm{k} \Omega$ range. Calculate R 1 with the following equation:

$$
\mathrm{R} 1=\mathrm{R} 2 \times\left(\frac{\mathrm{V}_{\mathrm{MAIN}}}{1.235 \mathrm{~V}}-1\right)
$$

where $V_{\text {REF }}$, the step-up regulator's feedback set point, is 1.235 V (typical). Place R1 and R2 close to the IC.

## Loop Compensation

Choose RCOMP to set the high-frequency integrator gain for fast-transient response. Choose CCOMP to set the integrator zero to maintain loop stability.
For low-ESR output capacitors, use the following equations to obtain stable performance and good transient response:

$$
\begin{aligned}
& \mathrm{R}_{\text {COMP }} \approx \frac{250 \times \mathrm{V}_{\text {IN }} \times \mathrm{V}_{\text {MAIN }} \times \mathrm{C}_{\text {OUT }}}{\mathrm{L} \times \mathrm{I}_{\text {MAIN(MAX }}} \\
& \mathrm{C}_{\text {COMP }} \approx \frac{10 \times \mathrm{V}_{\text {MAIN }} \times \mathrm{L} \times\left.\right|_{\text {MAIN }(\mathrm{MAX})}}{\left(\mathrm{V}_{\text {IN }}\right)^{2} \times \mathrm{R}_{\text {COMP }}}
\end{aligned}
$$

To further optimize transient response, vary RCOMP in $20 \%$ steps and Ccomp in $50 \%$ steps while observing transient-response waveforms.

Setting the LDO Output Voltage The output voltage of the LDO is adjusted by connecting a resistive voltage-divider from the output (VLOUT) to AGND with the center tap connected to FBL (see Figure 2). Select R8 in the $10 \mathrm{k} \Omega$ to $50 \mathrm{k} \Omega$ range. Calculate R7 with the following equation:

$$
\mathrm{R} 7=\mathrm{R} 8 \times\left(\frac{\mathrm{V}_{\mathrm{LOUT}}}{0.618 \mathrm{~V}}-1\right)
$$

Place R7 and R8 close to the IC.
Connect to a $1 \mu \mathrm{~F}$ capacitor between LIN and AGND to keep the source impedance to the LDO low and connect a $4.7 \mu \mathrm{~F}$ low equivalent-series-resistance (ESR) capacitor between LOUT and AGND to ensure stability and to provide good output-transient performance.

# Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO 

## Input-Voltage Detector

The falling-edge input-voltage threshold used by the voltage detector to drive YDCHG to VGON1 during powerdown is adjusted by connecting a resistive voltagedivider from VIN to AGND with the center tap connected to SENSE (see Figure 2). Select R6 in the $10 \mathrm{k} \Omega$ range. Calculate R5 with the following equation:

$$
\mathrm{R} 5=\mathrm{R} 6 \times\left(\frac{\mathrm{V}_{\text {IN(THRESHOLD })}}{1.235 \mathrm{~V}}-1\right)
$$

Setting the VCOM Adjustment Range The external resistive voltage-divider sets the maximum value of the VCOM adjustment range. RSET sets the fullscale sink current, IOUT, which determines the minimum value of the VCOM adjustment range. Large RSET values increase resolution but decrease the VCOM adjustment range. Calculate R3, R4, and RSET using the following procedure:

1) Choose the maximum VCOM level ( $\mathrm{V}_{\mathrm{MAX}}$ ), the minimum VCOM level (Vmin), and the AVDD supply voltage (VAVDD).
2) Select R3 between $10 \mathrm{k} \Omega$ and $500 \mathrm{k} \Omega$ based on the acceptable power loss from the VMAIN supply rail connected to AVDD.
3) Calculate R4:

$$
R 4 \cong \frac{V_{\text {MAX }}}{\left(V_{\text {AVDD }}-V_{M A X}\right)} \times R 3
$$

4) Calculate RSET:

$$
R_{\text {SET }}=\frac{V_{\text {MAX }}}{20 \times\left(V_{M A X}-V_{\text {MIN }}\right)} \times R 3
$$

5) Verify that ISET does not exceed $120 \mu \mathrm{~A}$ :

$$
I_{\text {SET }}=\frac{V_{\text {AVDD }}}{20 \times R_{S E T}}
$$

6) If ISET exceeds $120 \mu \mathrm{~A}$, return to step 2 and choose a larger value for R1.
The resulting resolution is:

$$
\frac{\left(V_{\mathrm{MAX}}-\mathrm{V}_{\mathrm{MIN}}\right)}{127}
$$

A complete design example is given below:
$\mathrm{V}_{\mathrm{MAX}}=4 \mathrm{~V}, \mathrm{~V}_{\text {MIN }}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{MAIN}}=8 \mathrm{~V}$
If R3 $=200 \mathrm{k} \Omega$, then R4 $=200 \mathrm{k} \Omega$ and RSET $=24.9 \mathrm{k} \Omega$.
Resolution $=12.5 \mathrm{mV}$

## Applications Information

## Power Dissipation

An IC's maximum power dissipation depends on the thermal resistance from the die to the ambient environment and the ambient temperature. The thermal resistance depends on the IC package, PCB copper area, other thermal mass, and airflow.
The MAX17094, with its exposed backside paddle soldered to $1 \mathrm{in}^{2}$ of PCB copper, can dissipate about 2222 mW into $+70^{\circ} \mathrm{C}$ still air. More PCB copper, cooler ambient air, and more airflow increase the possible dissipation, while less copper or warmer air decreases the IC's dissipation capability. The major components of power dissipation are the power dissipated in the stepup regulator and the power dissipated by the operational amplifiers.
The MAX17094's largest on-chip power dissipation occurs in the step-up switch, the VCOM amplifiers, the LDO, and the high-voltage scan driver outputs.

Step-Up Regulator
The largest portions of the power dissipated by the step-up regulator are the internal MOSFET, the inductor, and the output diode. If the step-up regulator with 3.3 V input and 300 mA output has approximately $85 \%$ efficiency, approximately $5 \%$ of the power is lost in the internal MOSFET, approximately $3 \%$ in the inductor, and approximately $5 \%$ in the output diode. The remaining few percent are distributed among the input and output capacitors and the PCB traces. If the input power is approximately 3 W , the power lost in the internal MOSFET is approximately 150 mW .

## Operational Amplifiers

The power dissipated in the operational amplifiers depends on the output current, the output voltage, and the supply voltage:

$$
\begin{gathered}
\mathrm{PD}_{\text {SOURCE }}=\text { IVCOM_SOURCE } \times\left(\mathrm{V}_{\text {AVDD }}-\mathrm{V}_{\text {VCOM }}\right) \\
\mathrm{PD}_{\text {SINK }}=\text { IVCOM_SINK } \times \mathrm{V}_{\text {VCOM }}
\end{gathered}
$$

where IVCOM_SOURCE is the output current sourced by one operational amplifier, and IVCOM_SINK is the output current that the operational amplifier sinks.
In a typical case where the supply voltage is 8 V and the output voltage is 4 V with an output source current of 30 mA for each of the four operational amplifiers, the power dissipated is 480 mW .

# Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO 

LDO
The power dissipated in the LDO depends on the
LDO's output current, input voltage, and output voltage:

$$
\mathrm{PD}_{\text {LDO }}=\text { LOUT } \times\left(\mathrm{V}_{\text {LIN }}-V_{\text {LOUT }}\right)
$$

Scan Driver Outputs
The power dissipated by the scan driver outputs (Y2-Y8) depends on the scan frequency, the voltage difference between the power rails across each driver, and the capacitive load driven by each output. Assuming the voltage difference between the power rails of each driver is 30 V and all outputs are driving a load capacitance of 4 nF at 50 kHz , then the total expected power dissipation would be:

$$
\begin{aligned}
\mathrm{PD}_{\text {SCAN }} & =7 \times \mathrm{f}_{\text {SCAN }} \times \mathrm{C}_{\text {PANEL }} \times\left(\mathrm{V}_{\text {GON_- }}-\mathrm{V}_{\text {GOFF }}\right)^{2} \\
& =7 \times 50 \mathrm{kHz} \times 4 \mathrm{nF} \times(30 \mathrm{~V})^{2}=1.26 \mathrm{~W}
\end{aligned}
$$

## VCOM Calibrator Interface

The MAX17094 is a slave-only device. The 2 -wire $\mathrm{I}^{2} \mathrm{C}$ -bus-like serial interface (pins SCL and SDA) is designed to attach to an $I^{2} \mathrm{C}$ bus that is pulled up to VIN. Connect both SCL and SDA lines to the I ${ }^{2}$ C bus supply through individual pullup resistors. Calculate the required value of the pullup resistors using:

$$
R_{\text {PULLUP }} \leq \frac{t_{R}}{C_{B U S}}
$$

where tr is the rise time in the Electrical Characteristics, and CBUS is the total capacitance on the bus.
The MAX17094 uses a nonstandard $\mathrm{I}^{2} \mathrm{C}$ interface protocol with standard voltage and timing parameters, as defined in the following subsections.

Bus Not Busy
Both data and clock lines remain high. Data transfers can be initiated only when the bus is not busy (Figure 6).

Start Data Transfer (S)
Starting from an idle bus state (both SDA and SCL are high), a high-to-low transition of the SDA line while the clock (SCL) is high determines a START condition. All commands must be preceded by a START condition from a master device on the bus.

Stop Data Transfer (P)
A low-to-high transition of the SDA line while the clock (SCL) is high determines a STOP condition. All operations must be ended with a STOP condition from the master device.

Data Valid
The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the high period of the clock signal. The data on the line must be changed during the low period of the clock signal. The master generates one clock pulse per bit of data during write operations and the slave device outputs 1 data bit per clock pulse during read operations. Each data transfer is initiated with a START condition and terminated with a STOP condition. Two bytes are transferred between the START and STOP conditions.

Acknowledge/Polling
The MAX17094, when addressed, generates an acknowledge pulse after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the acknowledge-related clock pulse. Of course, setup and hold times must be taken into account. The master signals an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line high to enable the master to generate the STOP condition.


Figure 6. ${ }^{12}$ C Bus START, STOP, and Data Change Conditions

## Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO

The MAX17094 does not generate an acknowledge while an internal programming cycle is in progress. Once the internally timed write cycle has started and the IVR inputs are disabled, acknowledge polling can be initiated. This involves sending a START condition followed by the device address byte. Only if the internal write cycle has completed does the MAX17094 respond with an acknowledge pulse, allowing the read or write sequence to continue.
The MAX17094 does not acknowledge a command to program IVR if VGON is not high enough to properly program the device. Also, a program command must be preceded by a write command. The IC does not acknowledge a program command or program IVR unless the WR data has been modified since the most recent program command.

## Address Byte and Address Pins

The MAX17094's slave address is determined by the state of the A0 and A1 address pins. These pins allow up to four devices to reside on the same ${ }^{2}{ }^{2} \mathrm{C}$ bus. Address
pins tied to AGND result in a 0 in the corresponding bit position in the slave address. Conversely, address pins tied to VIN result in a 1 in the corresponding bit positions. For example, the MAX17094's slave address byte is 50h when A0 and A1 pins are grounded (see Figure 8).

## Registers

The MAX17094 contains two user-accessible registers: the data register located at 00h and the access control register (ACR) located at 02h.

## Data Register 00h

The data register contains the WR value that directly determines the wiper position of the potentiometer, and the IVR value stored in the nonvolatile memory, which is used to preset the WR during power-up. The status of the ACR determines whether WR and/or IVR is accessed during read and write operations involving the data register (see the Access Control Register (ACR) 02h section). When reading and writing to the data register, the most significant bit (MSB) is ignored. Figure 9 shows the data register byte.


Figure 7. ${ }^{12}$ C Bus Acknowledge


Figure 8. Address Byte


VCOM DATA BYTE

Figure 9. Data Register Byte

# Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO 

Table 3 lists the WR values and the corresponding ISET, VSET, and Vout values.

## Access Control Register (ACR) 02h

The register select bit (RSB) is the most significant bit of the byte stored in the ACR and is used to select whether WR or IVR is accessed during read and write cycles involving the data register.
When writing to the data register, if RSB is set to 1 , only WR is updated with the value written to the data register. If RSB is set to 0 , both WR and IVR are updated with the value written that was written to the data register.
When reading the data register, if RSB is set to 1 , the value read from the data register is from WR: otherwise, if RSB is set to 0 , the value read from the data register is from IVR.
When configuring RSB, only 00h or 80h should be written to the ACR to set RSB to 0 or 1 , respectively, in order to keep all bits other than the RSB bit in the ACR
Table 3. DAC Settings

| $\begin{gathered} \text { 7-BIT } \\ \text { vCOM DATA } \\ \text { BYTE } \end{gathered}$ | ISET | V SET (V) | Vout (V) |
| :---: | :---: | :---: | :---: |
| 0000000 | ISET(MAX) | VSET(MAX) | $\mathrm{V}_{\mathrm{MIN}}$ |
| 0000001 | $\begin{gathered} \text { ISET(MAX) - } \\ 1 \text { LSB } \end{gathered}$ | $\begin{gathered} V_{\text {VET(MAX) }}- \\ 1 \text { LSB } \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{MIN}}+ \\ 1 \mathrm{LSB} \end{gathered}$ |
|  |  |  |  |
| 1111110 | $\begin{gathered} \text { ISET(MIN) }+ \\ 1 \text { LSB } \end{gathered}$ | $\begin{gathered} V_{S E T(M I N)+} \\ 1 \text { LSB } \end{gathered}$ | $V_{\text {MAX }}-$ 1 LSB |
| 1111111 | ISET(MIN) | VSET(MIN) | $V_{\text {MAX }}$ |

to zeros. The ACR comprises volatile memory, which is preset to 00 during power-up. Figure 10 shows the ACR byte.

Write Operation
To perform a write operation, the master must generate a START condition, write the slave address byte (R/W = 0 ), write the register address, write the byte of data, and generate a STOP condition. When writing to the WR/IVR register, the potentiometer adjusts to the new setting once it has acknowledged the new data has been written to WR. If the ACR is set such that both WR and IVR are to be updated with the value written to the WR/IVR register, a write cycle is performed first to update WR, followed by an internal write cycle to update IVR. The SCL and SDA lines are ignored until the internal IVR write cycle has finished. Figure 11 shows the write operation.

Read Operation
To perform a read operation, the master generates a START condition, writes the slave address byte (R/W = 0 ), writes the register address, generates a repeated START condition, writes the slave address byte (R/W = 1), reads data with ACK or NACK as applicable, and generates a STOP condition. Figure 12 shows a read operation.


Figure 10. Access Control Register Byte


Figure 11. Write Operation


Figure 12. Read Operation

# Internal-Switch Boost Regulator with Integrated 7-Channel Driver, VCOM Calibrator, Op Amp, and LDO 

## PCB Layout and Grounding

Careful PCB layout is important for proper operation. Use the following guidelines for good PCB layout:

- Minimize the area of high-current loops by placing the inductor, output diode, and output capacitors near the input capacitors and near the LX and PGND pins. The high-current input loop goes from the positive terminal of the input capacitor to the inductor, to the IC's LX pin, out of PGND, and to the input capacitor's negative terminal. The high-current output loop is from the positive terminal of the input capacitor to the inductor, to the output diode (D1), to the positive terminal of the output capacitors, reconnecting between the output capacitor and input capacitor ground terminals. Connect these loop components with short, wide connections. Avoid using vias in the high-current paths. If vias are unavoidable, use many vias in parallel to reduce resistance and inductance.
- Create a power ground island (PGND) consisting of the input and output capacitor grounds, PGND pin, and any charge-pump components. Connect all these together with short, wide traces or a small ground plane. Maximizing the width of the power ground traces improves efficiency and reduces out-put-voltage ripple and noise spikes. Create an analog ground plane (AGND) consisting of the AGND pin, all the feedback-divider ground connections, the opera-tional-amplifier-divider ground connections, the COMP capacitor ground connection, the AVDD
capacitor ground connection, and the device's exposed backside pad. Create a ground plane (BGND) to carry operational amplifier return current with the AVDO bypass capacitor connected to this ground plane. Connect the AGND, BGND, and PGND islands by connecting the PGND and BGND pins directly to the exposed backside pad. Make no other connections between these separate ground planes.
- Place the feedback-voltage-divider resistors as close to the feedback pin as possible. The divider's center trace should be kept short. Placing the resistors far away causes the FB trace to become an antenna that can pick up switching noise. Care should be taken to avoid running the feedback trace near LX or the switching nodes in the charge pumps.
- Place IN pin bypass capacitors as close to the device as possible. The ground connections of the IN bypass capacitor should be connected directly to the AGND pin with a wide trace.
- Minimize the length and maximize the width of the traces between the output capacitors and the load for best transient responses.
- Minimize the size of the LX node while keeping it wide and short. Keep the LX node away from the feedback node and analog ground. Use DC traces as shields, if necessary.
Refer to the MAX17094 evaluation kit for an example of proper board layout.

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 48 TQFN | T4866N+1 | $\underline{\mathbf{2 1 - 0 1 4 1}}$ |

[^0]
[^0]:    Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

